PLL Architect and Design Engineer Responsibilities Address challenges in advanced node technologies, such as self‑heating, electromigration, voltage‑controlled oscillator (VCO) linearization and device‑level noise optimization. Architect, design and simulate analog/mixed‑signal PLL building blocks (VCOs, charge pumps, dividers,