We are seeking a High-Speed Analog Layout Design Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed-Signal
As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work,
This role can be performed Hybrid with three days per week onsite at our Ottawa office. Meet the Team Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, 800G and
Company Overview Building the space between proven and possible, MDA Space (TSX:MDA) is a trusted mission partner to the global space industry. A robotics, satellite systems and geointelligence pioneer with a 55-year+ story of world firsts
This is a hybrid role that can be performed three days per week from our Ottawa office. Meet the Team Acacia designs intelligent transceivers using advanced signal processing and photonic integration for the 100G, 400G, 800G
Locations: MARKHAM, Canada Categories: Student / Intern / Temp Req ID: 91369 Hiring Target Min: CAD $67,000.00/Yr. Hiring Target Max: CAD $67,000.00/Yr. ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power
Company:Qualcomm Canada ULC Job Area:Engineering Services Group, Engineering Services Group Mask Layout Design General Summary: Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established
Location: This position is open to candidates located anywhere in Canada or the United States. While we are open to considering remote candidates on a case-by-case basis, our preference is for individuals who can work in
Come join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to
Company:Qualcomm Canada ULC Job Area:Interns Group, Interns Group Interim Engineering Intern - HW Qualcomm Overview: Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities
Company:Qualcomm Canada ULC Job Area:Engineering Group, Engineering Group Analog Mixed Signal Design General Summary: Oversees definition, design, verification, and documentation for development of a variety of CMOS mixed analog/digital blocks such as: data converters, PLLs, analog/digital filters, low drop
Company:Qualcomm Canada ULC Job Area:Interns Group, Interns Group Interim Engineering Intern - HW Qualcomm Overview: Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities
Transform cutting-edge technology as a Senior Analog Layout Engineer specializing in RF applications. Join a talented team to design high-performance layouts using advanced FinFET processes in a hybrid setup. With a focus on high-speed mixed-signal designs, this role calls
Overview Choosing Capgemini means choosing a company where you will be empowered to shape your career in the way you’d like, where you’ll be supported and inspired by a collaborative community of colleagues around the world,
We are seeking a Senior/Principal Analog Layout Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member of the Analog & Mixed‑Signal (AMS)
Drive innovation at Ciena as an Analog Layout Engineer focused on telecommunications. Join a flexible, diverse culture while developing high-speed analog circuits. Ciena is looking for an experienced engineer to advance its analog layout initiatives. With a background in layout design and
As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology
They gather information about your interactions on the site, such as which pages you visit frequently, how long you stay, and the links or buttons you click. They help us record any difficulties you have with
Celero Communications, Inc. seeks a Principal High-Speed Analog Layout Design Engineer to lead the layout of analog and mixed-signal IP blocks for advanced optical systems. You will own floor planning, routing, and signoff checks, collaborating with circuit designers and CAD/PDK
Principal High-Speed Analog Layout Design Engineer We are seeking a High-Speed Analog Layout Design Engineer to drive the layout design of complex analog and mixed-signal IP blocks that are at the heart of our advanced optical communication systems. As a key member