1 – 2 of 2 jobs
Elevate your career as a Design Verification Engineer with eInfochips in San Jose, CA. Leverage your 6+ years of expertise in UVM and System Verilog for impactful projects. This role seeks seasoned professionals capable of managing
Position: Design Verification Engineer (eInfochips) Job Description: Experience: 6+ Years Location: San Jose, CA Responsibilities: At least 6+ years of experience in System Verilog HVL and C++/C At least 6+ years of experience in UVM Experience
Recommended jobs for you
