Elevate your career as a Design Verification Engineer with eInfochips in San Jose, CA. Leverage your 6+ years of expertise in UVM and System Verilog for impactful projects. This role seeks seasoned professionals capable of managing
RELOCATION ASSISTANCE: Relocation assistance may be available CLEARANCE REQUIRED FOR START: Yes CLEARANCE TYPE: Top Secret TRAVEL: Yes, 10% of the Time Description At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems
Position: Design Verification Engineer (eInfochips) Job Description: Experience: 6+ Years Location: San Jose, CA Responsibilities: At least 6+ years of experience in System Verilog HVL and C++/C At least 6+ years of experience in UVM Experience